Device Usage Page (usage_statistics_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.
To see the actual file transmitted to Xilinx, please click here.

software_version_and_target_device
betaFALSE build_version2405991
date_generatedFri Apr 28 13:23:50 2023 os_platformWIN64
product_versionVivado v2018.3 (64-bit) project_id9ab206f66bf24a67bb10937fa0622e0f
project_iteration14 random_id9e4cef0d406557dd8cc922248b67df20
registration_id9e4cef0d406557dd8cc922248b67df20 route_designTRUE
target_devicexc7z020 target_familyzynq
target_packageclg484 target_speed-1
tool_flowVivado

user_environment
cpu_nameIntel(R) Core(TM) i7-7700HQ CPU @ 2.80GHz cpu_speed2808 MHz
os_nameMicrosoft Windows 8 or later , 64-bit os_releasemajor release (build 9200)
system_ram17.000 GB total_processors1

vivado_usage
gui_handlers
abstractfileview_reload=1 addsrcwizard_specify_hdl_netlist_block_design=2 addsrcwizard_specify_or_create_constraint_files=1 basedialog_apply=2
basedialog_cancel=17 basedialog_ok=25 basereporttab_rerun=1 cmdmsgdialog_ok=6
confirmsavetexteditsdialog_yes=1 coretreetablepanel_core_tree_table=8 createconstraintsfilepanel_file_name=1 createsrcfiledialog_file_name=2
filesetpanel_file_set_panel_tree=95 flownavigatortreepanel_flow_navigator_tree=90 fpgachooser_fpga_table=9 hardwaretreepanel_hardware_tree_table=1
hcodeeditor_search_text_combo_box=1 hfolderchooserhelpers_up_one_level=2 ipstatussectionpanel_upgrade_selected=2 mainmenumgr_file=8
mainmenumgr_project=4 mainmenumgr_reports=4 mainmenumgr_window=8 maintoolbarmgr_run=10
msgtreepanel_discard_user_created_messages=3 msgtreepanel_message_severity=5 msgtreepanel_message_view_tree=15 msgview_critical_warnings=1
netlistschematicview_show_io_ports_in_this_schematic=8 pacommandnames_auto_connect_target=6 pacommandnames_auto_update_hier=3 pacommandnames_fileset_window=3
pacommandnames_new_project=2 pacommandnames_open_project=2 pacommandnames_report_ip_status=2 pacommandnames_run_synthesis=8
pacommandnames_save_design=6 paviews_code=2 paviews_ip_catalog=1 paviews_project_summary=10
paviews_schematic=1 programfpgadialog_program=11 progressdialog_cancel=2 projectnamechooser_choose_project_location=2
projectnamechooser_project_name=1 projecttab_reload=1 saveprojectutils_cancel=1 saveprojectutils_reload=1
saveprojectutils_save=15 settingsprojectgeneralpage_choose_device_for_your_project=3 signaltablepanel_signal_table=53 simpleoutputproductdialog_generate_output_products_immediately=7
srcchooserpanel_create_file=2 srcmenu_ip_documentation=2 srcmenu_ip_hierarchy=2 statemonitor_reset_run=1
syntheticagettingstartedview_recent_projects=3 syntheticastatemonitor_cancel=2
java_command_handlers
addsources=2 autoconnecttarget=6 coreview=5 customizecore=2
launchprogramfpga=12 newproject=2 openhardwaremanager=18 openproject=2
openrecenttarget=6 programdevice=13 recustomizecore=9 reportipstatus=2
runbitgen=21 runschematic=8 runsynthesis=9 savedesign=5
showview=7 toolssettings=6 upgradeip=2 viewtaskimplementation=1
other_data
guimode=8
project_data
constraintsetcount=1 core_container=false currentimplrun=impl_1 currentsynthesisrun=synth_1
default_library=xil_defaultlib designmode=RTL export_simulation_activehdl=6 export_simulation_ies=6
export_simulation_modelsim=6 export_simulation_questa=6 export_simulation_riviera=6 export_simulation_vcs=6
export_simulation_xsim=6 implstrategy=Vivado Implementation Defaults launch_simulation_activehdl=0 launch_simulation_ies=0
launch_simulation_modelsim=0 launch_simulation_questa=0 launch_simulation_riviera=0 launch_simulation_vcs=0
launch_simulation_xsim=0 simulator_language=Mixed srcsetcount=2 synthesisstrategy=Vivado Synthesis Defaults
target_language=Verilog target_simulator=XSim totalimplruns=2 totalsynthesisruns=2

unisim_transformation
post_unisim_transformation
bufg=4 carry4=14 fdre=54 gnd=4
ibuf=1 lut1=2 lut2=2 lut3=2
lut4=2 lut6=8 mmcme2_adv=1 obuf=4
vcc=3
pre_unisim_transformation
bufg=4 carry4=14 fdre=54 gnd=4
ibuf=1 lut1=2 lut2=2 lut3=2
lut4=2 lut6=8 mmcme2_adv=1 obuf=4
vcc=3

ip_statistics
clk_wiz_v6_0_2_0_0/1
clkin1_period=20.000 clkin2_period=10.0 clock_mgr_type=NA component_name=clk_wiz_0
core_container=NA enable_axi=0 feedback_source=FDBK_AUTO feedback_type=SINGLE
iptotal=1 manual_override=false num_out_clk=3 primitive=MMCM
use_dyn_phase_shift=false use_dyn_reconfig=false use_inclk_stopped=false use_inclk_switchover=false
use_locked=true use_max_i_jitter=false use_min_o_jitter=false use_phase_alignment=true
use_power_down=false use_reset=true

report_drc
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -internal=default::[not_specified] -internal_only=default::[not_specified] -messages=default::[not_specified]
-name=default::[not_specified] -no_waivers=default::[not_specified] -return_string=default::[not_specified] -ruledecks=default::[not_specified]
-upgrade_cw=default::[not_specified] -waived=default::[not_specified]
results
zps7-1=1

report_methodology
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -messages=default::[not_specified] -name=default::[not_specified] -return_string=default::[not_specified]
-slack_lesser_than=default::[not_specified] -waived=default::[not_specified]

report_power
command_line_options
-advisory=default::[not_specified] -append=default::[not_specified] -file=[specified] -format=default::text
-hier=default::power -hierarchical_depth=default::4 -l=default::[not_specified] -name=default::[not_specified]
-no_propagation=default::[not_specified] -return_string=default::[not_specified] -rpx=[specified] -verbose=default::[not_specified]
-vid=default::[not_specified] -xpe=default::[not_specified]
usage
airflow=250 (LFM) ambient_temp=25.0 (C) bi-dir_toggle=12.500000 bidir_output_enable=1.000000
board_layers=8to11 (8 to 11 Layers) board_selection=medium (10"x10") clocks=0.002121 confidence_level_clock_activity=High
confidence_level_design_state=High confidence_level_device_models=High confidence_level_internal_activity=Medium confidence_level_io_activity=High
confidence_level_overall=Medium customer=TBD customer_class=TBD devstatic=0.107836
die=xc7z020clg484-1 dsp_output_toggle=12.500000 dynamic=0.133302 effective_thetaja=11.5
enable_probability=0.990000 family=zynq ff_toggle=12.500000 flow_state=routed
heatsink=none i/o=0.025226 input_toggle=12.500000 junction_temp=27.8 (C)
logic=0.000067 mgtavcc_dynamic_current=0.000000 mgtavcc_static_current=0.000000 mgtavcc_total_current=0.000000
mgtavcc_voltage=1.000000 mgtavtt_dynamic_current=0.000000 mgtavtt_static_current=0.000000 mgtavtt_total_current=0.000000
mgtavtt_voltage=1.200000 mgtvccaux_dynamic_current=0.000000 mgtvccaux_static_current=0.000000 mgtvccaux_total_current=0.000000
mgtvccaux_voltage=1.800000 mmcm=0.105773 netlist_net_matched=NA off-chip_power=0.000000
on-chip_power=0.241139 output_enable=1.000000 output_load=5.000000 output_toggle=12.500000
package=clg484 pct_clock_constrained=0.000000 pct_inputs_defined=100 platform=nt64
process=typical ram_enable=50.000000 ram_write=50.000000 read_saif=False
set/reset_probability=0.000000 signal_rate=False signals=0.000115 simulation_file=None
speedgrade=-1 static_prob=False temp_grade=commercial thetajb=7.4 (C/W)
thetasa=0.0 (C/W) toggle_rate=False user_board_temp=25.0 (C) user_effective_thetaja=11.5
user_junc_temp=27.8 (C) user_thetajb=7.4 (C/W) user_thetasa=0.0 (C/W) vccadc_dynamic_current=0.000000
vccadc_static_current=0.020000 vccadc_total_current=0.020000 vccadc_voltage=1.800000 vccaux_dynamic_current=0.059366
vccaux_io_dynamic_current=0.000000 vccaux_io_static_current=0.000000 vccaux_io_total_current=0.000000 vccaux_io_voltage=1.800000
vccaux_static_current=0.010585 vccaux_total_current=0.069952 vccaux_voltage=1.800000 vccbram_dynamic_current=0.000000
vccbram_static_current=0.000466 vccbram_total_current=0.000466 vccbram_voltage=1.000000 vccint_dynamic_current=0.002910
vccint_static_current=0.007852 vccint_total_current=0.010763 vccint_voltage=1.000000 vcco12_dynamic_current=0.000000
vcco12_static_current=0.000000 vcco12_total_current=0.000000 vcco12_voltage=1.200000 vcco135_dynamic_current=0.000000
vcco135_static_current=0.000000 vcco135_total_current=0.000000 vcco135_voltage=1.350000 vcco15_dynamic_current=0.000000
vcco15_static_current=0.000000 vcco15_total_current=0.000000 vcco15_voltage=1.500000 vcco18_dynamic_current=0.000000
vcco18_static_current=0.000000 vcco18_total_current=0.000000 vcco18_voltage=1.800000 vcco25_dynamic_current=0.000000
vcco25_static_current=0.000000 vcco25_total_current=0.000000 vcco25_voltage=2.500000 vcco33_dynamic_current=0.007131
vcco33_static_current=0.001000 vcco33_total_current=0.008131 vcco33_voltage=3.300000 vcco_ddr_dynamic_current=0.000000
vcco_ddr_static_current=0.000000 vcco_ddr_total_current=0.000000 vcco_ddr_voltage=1.500000 vcco_mio0_dynamic_current=0.000000
vcco_mio0_static_current=0.000000 vcco_mio0_total_current=0.000000 vcco_mio0_voltage=1.800000 vcco_mio1_dynamic_current=0.000000
vcco_mio1_static_current=0.000000 vcco_mio1_total_current=0.000000 vcco_mio1_voltage=1.800000 vccpaux_dynamic_current=0.000000
vccpaux_static_current=0.010330 vccpaux_total_current=0.010330 vccpaux_voltage=1.800000 vccpint_dynamic_current=0.000000
vccpint_static_current=0.017171 vccpint_total_current=0.017171 vccpint_voltage=1.000000 vccpll_dynamic_current=0.000000
vccpll_static_current=0.003000 vccpll_total_current=0.003000 vccpll_voltage=1.800000 version=2018.3

report_utilization
clocking
bufgctrl_available=32 bufgctrl_fixed=0 bufgctrl_used=4 bufgctrl_util_percentage=12.50
bufhce_available=72 bufhce_fixed=0 bufhce_used=0 bufhce_util_percentage=0.00
bufio_available=16 bufio_fixed=0 bufio_used=0 bufio_util_percentage=0.00
bufmrce_available=8 bufmrce_fixed=0 bufmrce_used=0 bufmrce_util_percentage=0.00
bufr_available=16 bufr_fixed=0 bufr_used=0 bufr_util_percentage=0.00
mmcme2_adv_available=4 mmcme2_adv_fixed=0 mmcme2_adv_used=1 mmcme2_adv_util_percentage=25.00
plle2_adv_available=4 plle2_adv_fixed=0 plle2_adv_used=0 plle2_adv_util_percentage=0.00
dsp
dsps_available=220 dsps_fixed=0 dsps_used=0 dsps_util_percentage=0.00
io_standard
blvds_25=0 diff_hstl_i=0 diff_hstl_i_18=0 diff_hstl_ii=0
diff_hstl_ii_18=0 diff_hsul_12=0 diff_mobile_ddr=0 diff_sstl135=0
diff_sstl135_r=0 diff_sstl15=0 diff_sstl15_r=0 diff_sstl18_i=0
diff_sstl18_ii=0 hstl_i=0 hstl_i_18=0 hstl_ii=0
hstl_ii_18=0 hsul_12=0 lvcmos12=0 lvcmos15=0
lvcmos18=0 lvcmos25=0 lvcmos33=1 lvds_25=0
lvttl=0 mini_lvds_25=0 mobile_ddr=0 pci33_3=0
ppds_25=0 rsds_25=0 sstl135=0 sstl135_r=0
sstl15=0 sstl15_r=0 sstl18_i=0 sstl18_ii=0
tmds_33=0
memory
block_ram_tile_available=140 block_ram_tile_fixed=0 block_ram_tile_used=0 block_ram_tile_util_percentage=0.00
ramb18_available=280 ramb18_fixed=0 ramb18_used=0 ramb18_util_percentage=0.00
ramb36_fifo_available=140 ramb36_fifo_fixed=0 ramb36_fifo_used=0 ramb36_fifo_util_percentage=0.00
primitives
bufg_functional_category=Clock bufg_used=4 carry4_functional_category=CarryLogic carry4_used=14
fdre_functional_category=Flop & Latch fdre_used=54 ibuf_functional_category=IO ibuf_used=1
lut1_functional_category=LUT lut1_used=2 lut2_functional_category=LUT lut2_used=2
lut3_functional_category=LUT lut3_used=2 lut4_functional_category=LUT lut4_used=2
lut6_functional_category=LUT lut6_used=8 mmcme2_adv_functional_category=Clock mmcme2_adv_used=1
obuf_functional_category=IO obuf_used=4
slice_logic
f7_muxes_available=26600 f7_muxes_fixed=0 f7_muxes_used=0 f7_muxes_util_percentage=0.00
f8_muxes_available=13300 f8_muxes_fixed=0 f8_muxes_used=0 f8_muxes_util_percentage=0.00
lut_as_logic_available=53200 lut_as_logic_fixed=0 lut_as_logic_used=16 lut_as_logic_util_percentage=0.03
lut_as_memory_available=17400 lut_as_memory_fixed=0 lut_as_memory_used=0 lut_as_memory_util_percentage=0.00
register_as_flip_flop_available=106400 register_as_flip_flop_fixed=0 register_as_flip_flop_used=54 register_as_flip_flop_util_percentage=0.05
register_as_latch_available=106400 register_as_latch_fixed=0 register_as_latch_used=0 register_as_latch_util_percentage=0.00
slice_luts_available=53200 slice_luts_fixed=0 slice_luts_used=16 slice_luts_util_percentage=0.03
slice_registers_available=106400 slice_registers_fixed=0 slice_registers_used=54 slice_registers_util_percentage=0.05
lut_as_distributed_ram_fixed=0 lut_as_distributed_ram_used=0 lut_as_logic_available=53200 lut_as_logic_fixed=0
lut_as_logic_used=16 lut_as_logic_util_percentage=0.03 lut_as_memory_available=17400 lut_as_memory_fixed=0
lut_as_memory_used=0 lut_as_memory_util_percentage=0.00 lut_as_shift_register_fixed=0 lut_as_shift_register_used=0
register_driven_from_outside_the_slice_fixed=0 register_driven_from_outside_the_slice_used=0 register_driven_from_within_the_slice_fixed=0 register_driven_from_within_the_slice_used=54
slice_available=13300 slice_fixed=0 slice_registers_available=106400 slice_registers_fixed=0
slice_registers_used=54 slice_registers_util_percentage=0.05 slice_used=21 slice_util_percentage=0.16
slicel_fixed=0 slicel_used=12 slicem_fixed=0 slicem_used=9
unique_control_sets_available=13300 unique_control_sets_fixed=13300 unique_control_sets_used=4 unique_control_sets_util_percentage=0.03
using_o5_and_o6_fixed=0.03 using_o5_and_o6_used=0 using_o5_output_only_fixed=0 using_o5_output_only_used=0
using_o6_output_only_fixed=0 using_o6_output_only_used=16
specific_feature
bscane2_available=4 bscane2_fixed=0 bscane2_used=0 bscane2_util_percentage=0.00
capturee2_available=1 capturee2_fixed=0 capturee2_used=0 capturee2_util_percentage=0.00
dna_port_available=1 dna_port_fixed=0 dna_port_used=0 dna_port_util_percentage=0.00
efuse_usr_available=1 efuse_usr_fixed=0 efuse_usr_used=0 efuse_usr_util_percentage=0.00
frame_ecce2_available=1 frame_ecce2_fixed=0 frame_ecce2_used=0 frame_ecce2_util_percentage=0.00
icape2_available=2 icape2_fixed=0 icape2_used=0 icape2_util_percentage=0.00
startupe2_available=1 startupe2_fixed=0 startupe2_used=0 startupe2_util_percentage=0.00
xadc_available=1 xadc_fixed=0 xadc_used=0 xadc_util_percentage=0.00

synthesis
command_line_options
-assert=default::[not_specified] -bufg=default::12 -cascade_dsp=default::auto -constrset=default::[not_specified]
-control_set_opt_threshold=default::auto -directive=default::default -fanout_limit=default::10000 -flatten_hierarchy=default::rebuilt
-fsm_extraction=default::auto -gated_clock_conversion=default::off -generic=default::[not_specified] -include_dirs=default::[not_specified]
-keep_equivalent_registers=default::[not_specified] -max_bram=default::-1 -max_bram_cascade_height=default::-1 -max_dsp=default::-1
-max_uram=default::-1 -max_uram_cascade_height=default::-1 -mode=default::default -name=default::[not_specified]
-no_lc=default::[not_specified] -no_srlextract=default::[not_specified] -no_timing_driven=default::[not_specified] -part=xc7z020clg484-1
-resource_sharing=default::auto -retiming=default::[not_specified] -rtl=default::[not_specified] -rtl_skip_constraints=default::[not_specified]
-rtl_skip_ip=default::[not_specified] -seu_protect=default::none -sfcu=default::[not_specified] -shreg_min_size=default::3
-top=CLOCK_TEST -verilog_define=default::[not_specified]
usage
elapsed=00:00:28s hls_ip=0 memory_gain=528.586MB memory_peak=891.703MB